Abstract -Differential cascode voltage switch (DCVS) logic is a CMOS circuit technique which has potential advantages over conventional NAND/ NOR logicin terms of circuit delay, layout density, power dissipation, and logic flexibility. In this paper, two procedures are presented for constricting DCVS trees to perform random logic functions. The first procedure uses a Karnaugh mapping technique and is a very powerful pictorial method for hand-proeessing designs involving up to six variables. The second procedure is a tabular method based on the Quine-McCluskey approach and is suitable for functions with more thansixvariables. Bothof these procedures are considerably easier to implement than a recently proposed algebraic technique which relies upon decomposition and factorization of Boolean expressions. Several DCVS circuits that have been synthesized by the Karnaugh map (K-map) and tabular procedures are presented.
I. INTRODUCTION
T HE implementation of CMOS random logic design with differential cascode voltage switch (DCVS) logic has many advantages over the traditional NAND/NORlogic approach. The most obvious advantage is in device count; it appears that DCVS circuits will usually require fewer transistors, of both n-and p-type, than the two-level NAND/NOR implementation of random logic [1] . A recent example of this is a leverage circuit in which a large number of delay stages have been compressed into a single CVS gate [2] . Although this CVS circuit has an increased stack height (i.e., more transistors in each cascode chain), the reduction in the number of stages results in the further advantages of a shorter circuit delay, a smaller chip area, and less power dissipation. Another general advantage of DCVS is the increase of logic flexibility that is afforded, especially in those instances where some complex function must be implemented in domino CMOS. Standard domino logic suffers from the fact that inverting logic gates cannot be implemented. However, clocked DCVS provides complementary outputs and therefore overcomes this restriction [1] .
All the above advantages indicate that DCVS logic represents an important new direction in CMOS logic design. The only existing procedure for the design of Mauuscnpt received October 4, 1985 : rewsed March 28, 1986 . This work was supported in part by a grant from the Natural Sciences and Engineering Council of Canada.
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DCVS trees is an algebraic technique based on the identification of subexpressions common to two or more Boolean functions [3] . The decomposition and factorization techniques involved in this approach are quite mathematical. As such, the method does not provide the insight into circuit behavior which is often important for IC designers. This paper introduces two other, much simpler-and more practical methods for constructing DCVS trees. The first procedure utilizes the pictorial nature of the Karnaugh map (K-map). This hand-processing method is shown to be an efficient approach to realizing low device-count circuits for functions of up to five or six variables. However, the complexity of K-maps suddenly increases when more than five variables are considered. Accordingly, a second procedure which has a uniform procedural complexity for n variables has been developed. The method is tabular in nature and is a modified form of the QuineMcCluskey method [4] .
Note that a unique one-to-one correspondence between a Boolean expression and a DCVS tree structure does not exist [5] . Thus the above design procedures can produce several tree structures to realize a particular logic operation. Also, for a given structure, some of the input variables may be allowed to permutate.
The two DCVS design procedures proposed here can be used to implement any Boolean function provided the appropriate truth tables are known. Examples we have investigated in CMOS designs include adder cells, magnitude comparators, and multiplier circuits [6] .
II. THE DIFFERENTIAL CASCODE VOLTAGESWITCH TREE
Differential cascode switch circuits usually consist of a push-pull load and a pair of interrelated binary decision trees (or DCVS trees), as shown in Fig. 1 .
The DCVS tree is properly designed such that: 1) when the input vector x = (xl, . . . . x.) is the true vector of the switching function Q(x), node Q is disconnected from ground and node~is connected to ground by a unique conducting path through the tree; and 2) when x = (xl,. . ., x.) is the false vector of Q(x), the reverse holds.
A simple example is a two-way EXCLUSIVE-OR DCVS gate shown in Fig. 2(a) . The functionality of this circuit 0018 -9200/86/1200 -1082$01 .00 01986 IEEE can be easily verified by trying all the possible combinations of the input vectors. Sometimes the DCVS tree can be constructed easily by intuition, especially for those kinds of Boolean functions with a recursive nature. For instance, a three-way XORtree ( Fig. 2(b) ) can be built by replacing the Zz, Xz pair in Fig.  2 (a) with another two-way XOR tree. Fig. 2 (c) shows a ----
Encirclement of the K-map for the carry-out function of a (b) DCVS implementation of the carry-out of a full adder.
general structure for an n-way XORtree, with a stacking height equal to n. Another interesting example of Boolean functions with recursive nature arises in the carry lookahead circuit [7] , which can be implemented as a DCVS circuit with minimal design effort.
III. DESIGNOFDCVS TREESUSINGTHE KARNAUGH MAP

A. Notations and Definitions
The input variable of a DCVS tree is represented by xl, for i=l,2,. ... n. A literal is a variable xl or its negation 2,. A cube is a set P of literals such that x j = P implies i, @P.
In a' Karnaugh map of n variables, there are 2n cells of which each represents a cube consisting of exactly n literals. Cells that contain ONE'Sare called l-cells (similarly, O-cells) . A l-loop that encircles two adjacent l-cells expresses a cube with one less literal than each of the cubes representing the original l-cell (similarly, O-loop). Suppose that two rectangular l-loops, each consisting of 2' l-cells, are adjacent on a K-map. If these l-loops express cubes, say Cx~and C2~, we get a new rectangular l-loop consisting of 2'+ 1 l-cells by combining the two l-loops, and the new l-loop expresses cube C (similarly for the O-1oops).
Before introducing the K-map algorithm, we give an example to demonstrate some of the ideas, i.e., given the Boolean function Q = Xlxz + xzx~+ x~xl (which is the form of the carry-out function of a full adder), construct the corresponding DCVS tree. The K-map is shown in Fig.  3(a) . The 1-and O-loops are encircled properly to form the minimal cover for the 1-and O-cells, respectively. O-trees are disjointed because the l-cells and O-cells have been grouped separately. This DCVS circuit requires ten N devices to realize the function Q. The K-map procedure does more than just construct the two disjointed 1-and O-trees. It also allows the maximum commonality between these two trees to be explored; from this a "shared" tree structure leading to the minimization of device count can be developed.
Suppose a l-cell (O-cell) representing the cube X1l' and a O-cell (1 cell) representing the cube XIP simultaneously exist. Then the cell corresponding to the cube P is defined as a 10-cell (01-cell). These 01-or 10-cells act as individual cells of two different types. A 01-loop (lO-loop) can be formed by encircling two or more adjacent 01-cells (10-cells).
With these concepts added, we revisit the previous example. The K-map shown in Fig. 4(a) has three types of encirclements, namely, O-, 1-, and 10-loop. The "shared" tree corresponding to the 10-loops is first constructed (Fig.  4(b) ), and then more branches corresponding to the 1-and O-loop are added to form a complete DCVS tree (Fig.  4(c) ). Note that only eight N devices are required, which is two devices fewer than for the disjointed tree in Fig. 3(b) . However, the number of stacked levels has increased to three. Generally, the reduction of the number of devices by tree sharing does not necessarily cause an increase in the number of stacked levels. In fact, the heuristic procedures that will be discussed tend to optimize both device count and number of stacked levels.
B. K-Map Procedure
The procedure consists of four steps. 1) Identify four different types of cells in the K-map, namely, O-, 1-, 01-, and 10-cells.
2) Find a minimal cover for all the 01-cells. Construct the tree corresponding to this minimal cover. The variable xl's in each of the tree branches are arranged from top to bottom in ascending order with magnitude of i. Always construct tree branches corresponding to loops of smaller size first. The top pair of control inputs are xl associated with node Q, and ZI associated with node~. The sources of the transistors with gates xl and ZI are connected together.
3) From the prime implicants of all the 10-cells, find a minimal cover such that the tree constructed may share some of the branches with the tree in step 2. Contrary to step 2, the top pair of control inputs are xl associated with node Q, and xl associated with node~. 4) Find a minimal cover for the remaining O-cells and l-cells. While constructing the tree, always look for the sharing of tree branches. The root of the O-tree (1-tree) is connected to node Q (node~).
This procedure may create different tree structures if x,'s are permutated (e.g., xl and Xz variables are interchanged). Also, there may be several way> to choose a minimal cover, and to share tree branches.
As an example, given a four-variable K-map as shown in Fig. 5(a) , application of steps 1 and 2 generates the tree structure in Fig. 5(b) . Further, applying step 3 generates the complete DCVS tree in Fig. 5(c) .
Step 4 has been skipped because there are no remaining O-cells and l-cells.
A different way of encircling the K-map, as shown in Fig. 6(a) , leads to a different tree structure; see Fig. 6(b) . Note that the 10-cells are not covered minimally in this manifestation, and thus the stack level in some of the tree branches is increased. This undesirable feature, combined with the large parasitic capacitances associated with the numerous shared source and drain connections, indicates that the circuit of Fig. 5(c) would have superior electrical performance to that of the circuit in Fig. 6(b) . it would develop from a the right and its decimal representation on the left (see Table 1 ). The input vectors are grouped into records in an ascending order of their index (number of ONE'Sin their binary representation). We start with a l-list (list containing ONE'Sof the function), and a O-list (list containing ZERO'S).From these two lists, we generate another two lists, namely, a 10-list and a 01-list. The mechanism is analogous to the generation of 10-cells and 01-cells from the l-cells and O-cells in the K-map approach. Selection of minimal covers from the O-list, l-list, 10-list, and 01-list using a modified Quine-McCluskey procedure results in a DCVS tree structure shown in Fig. 7 .
IV. DESIGN OF DCVS
A. Tabular Procedure 1) Draw a l-list which contains all the true vectors (x,,""", x.) of the function Q. The list is subdivided into records with increasing index i from top to bottom. Similarly, a O-list which contains all the false vectors of Q is drawn. The record with index i is notated as record i.
2) For i =1 to n: In the l-list each row starting with xl = 1 within record i is compared with the rows within record i -1 of the O-list. If the reduced vector (xz, ". ", x.) of the two rows is the same, then check these two rows in the l-list and O-list, respectively, and add a row entry to the 10-list. The format of the 10-list is slightly different and is shown in Table II . The variable xl is no longer required.
3) For i = O to n -1: In the l-list, each row starting with xl = O within record i is compared with the rows within record i -t 1 of the O-list. Similarly, if the reduced vector (xz, o00, x.) of the two rows is the same, check I TABLE IV THE PRIMEIMPLICANT TABLEOFTHE1O-LISTOFTABLEIII w these two rows and add a row entry to the 01-list. The format of the 01-list is the same as that of the 10-list. 4) Apply the Quine-McCluskey method of finding prime implicants to the rows in the 10-list and the 01-list. Select a minimal covering set for each of the two lists by row and column dominance procedures, and look for a maximum amount of sharing of tree branches when constructing the corresponding trees. Thus a "shared" tree is built.
5) Apply the conventional procedure of selecting a minimal covering set for the unchecked rows in the O-list and l-list. Construct the trees corresponding to these two Table IV . minimal sums, by adding more branches to the "shared" tree. Thus a DCVS tree structure of the form shown in Fig.  7 is completed.
As an example, consider the design of a 3-bit magnitude comparator by the tabular method. The circuit compares two binary numbers, A = A3AZA1 and B = B3BZB1, and the output Q = 1 whenever A > B. We assign the variables (x, , x, , x, , X4, x, , x, ) equal to (A3, B3, Az, B, , Al, B, ) . Note that a different assignment will lead to a different tree structure.
By step 1 of the procedure, we readily tabulate the l-list (totaling 28 rows), and the O-list (36 rows). After step 2 is performed, a 10-list as shown in Table III is drawn. Application of step 3 indicates that no 01-list can be Table IV is derived from the 10-list, and these prime implicants actually form a minimal covering set. The "shared" tree is illustrated in Fig. 8 . By step 5, the unchecked rows of the l-list and O-list result in Tables V and VI, respectively. Their corresponding minimal sums worked out by the Quine-McCluskey method are also indicated. The complete DCVS tree is illustrated in Fig. 9 .
V. CONCLUSION
Two methods have been presented for designing DCVS trees. The first one is a pictorial method based on the Karnaugh map, and is very powerful for designing by hand trees with up to six input variables. The second one is a tabular method making use of the Quine-McCluskey procedure. In each case, circuits with minimal transistor count can be realized in a very straightforward manner.
For a DCVS circuit with more than six stacked levels, the performance may be reduced because of charging and discharging the parasitic drain and source capacitances through long chains of transistors. So, for circuits requiring . high speed, it may be better to break up complicated logic into DCVS circuits of six or less variables. In such cases, the K-map design procedure may prove particularly useful,
